

	Type	L #	Hits	Search Text	DBs	Time Stamp	Comments
1	BRS	L1	11	kajita near yoko.in.	USPAT; US-PGPUB; ;EPO; JPO; DERWENT; IBM-TDB	2004/02/10 17:33	
2	BRS	L2	512	438/243.ccls.	USPAT; US-PGPUB; ;EPO; JPO; DERWENT; IBM-TDB	2004/02/10 17:42	
3	BRS	L3	3846	(oxidation) near25 (silicon near film)	USPAT; US-PGPUB; ;EPO; JPO; DERWENT; IBM-TDB	2004/02/10 17:43	
4	BRS	L4	51	(oxidation) near25 (silicon near film) near25 (fill\$3)	USPAT; US-PGPUB; ;EPO; JPO; DERWENT; IBM-TDB	2004/02/10 17:47	

	Type	L #	Hits	Search Text	DBs	Time Stamp	Comments
5	BRS	L5	70	(oxidation) near25 (silicon near film or soi) near25 (fill\$3)	USPAT; US-P GPUB ; EPO; JPO; DERW ENT; IBM_ TDB	2004/02/1 0 17:48	
6	BRS	L6	35	(oxidation) near25 (silicon near film or soi) near25 (fill\$3) near25 (substrate)	USPAT; US-P GPUB ; EPO; JPO; DERW ENT; IBM_ TDB	2004/02/1 0 17:51	
7	BRS	L7	32	(oxidation) near25 (silicon near film or soi) near25 (buried near oxide) near25 (substrate)	USPAT; US-P GPUB ; EPO; JPO; DERW ENT; IBM_ TDB	2004/02/1 0 17:56	
8	BRS	L8	873	(oxidation) near25 (silicon near film or soi) near25 (oxide or box) near25 (substrate)	USPAT; US-P GPUB ; EPO; JPO; DERW ENT; IBM_ TDB	2004/02/1 0 18:21	

	Type	L #	Hits	Search Text	DBs	Time Stamp	Comments
9	BRS	L9	433	(oxidation) near25 (side near wall\$1 or sidewall\$1) near25 (oxide or box) near25 (substrate)	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM-TDB	2004/02/10 18:22	
10	BRS	L10	708	(oxidation) near25 (side near wall\$1 or sidewall\$1) near25 (oxide or box) near25 (substrate)	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM-TDB	2004/02/10 18:31	

☒ Plurals

Default operator:
☒ Highlight all hit terms initially

U	I	Document ID	Issue Date	Pages	Title	Current OR	Current XRef	Retrieval C	Inventor	S	C	P	W	B	Im
1	<input type="checkbox"/>	US 20040021160 A1	20040205	94	Semiconductor device, a method of manufacturing the	257/296			Eguchi, Kohei et al.	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	US-20
2	<input type="checkbox"/>	US 20040016964 A1	20040129	33	Semiconductor device with self-aligned junction contac	257/332	438/589; 438/597		Kim, Ji-Young et al.	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	US-20
3	<input type="checkbox"/>	US 20030134470 A1	20030717	56	Layer structure having contact hole, fin-shaped cap	438/254	257/E21.038; 257/E21.577;		Ema, Taiji	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	US-20
4	<input type="checkbox"/>	US 20020185469 A1	20021212	44	Method of micromachining a multi-part cavity	216/41	257/E21.218; 257/E21.235		Podlesnik, Dragan et al.	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	US-20
5	<input type="checkbox"/>	US 20020001960 A1	20020103	89	Material removal method for forming a structure	438/705	257/E21.011; 257/E21.166;		Wu, Zhiqiang et al.	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	US-20
6	<input type="checkbox"/>	US 20010038114 A1	20011108	69	Semiconductor integrated circuit device and the metho	257/303	257/E21.019; 257/E21.649		Iijima, Shinpei et al.	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	US-20
7	<input type="checkbox"/>	US 6664157 B2	20031216	67	Semiconductor integrated circuit device and the metho	438/238	438/240; 438/313		Iijima, Shinpei et al.	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	US
8	<input type="checkbox"/>	US 6605542 B2	20030812	56	Manufacturing method of semiconductor devices by usi	438/700	257/E21.252; 257/E21.579;		Seta, Shoiji et al.	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	US-
9	<input type="checkbox"/>	US 6475838 B1	20021105	9	Methods for forming decoupling capacitors	438/153	257/E29.345; 438/395		Bryant, Andres et al.	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	US
10	<input type="checkbox"/>	US 6461967 B2	20021008	88	Material removal method for forming a structure	438/705	216/38; 216/87;		wu, Zhiqiang et al.	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	US-
11	<input type="checkbox"/>	US 6452224 B1	20020917	36	Method for manufacture of improved deep trench eDRAM c	257/296	257/301; 257/303;		Mandelman, Jack A. et al.	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	US-
12	<input type="checkbox"/>	US 6406962 B1	20020618	20	Vertical trench-formed dual-gate FET device structu	438/268	257/E29.137; 257/E29.274;		Agnello, Paul D. et al.	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	US
13	<input type="checkbox"/>	US 6383921 B1	20020507	5	Self aligned silicide contact method of fabricatio	438/649	438/233; 438/682		Chan, Ching-Hsu et al.	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	US-
14	<input type="checkbox"/>	US 6358782 B1	20020319	36	Method of fabricating a semiconductor device having	438/149	257/E21.703; 257/E27.112;		Masuda, Takashi	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	US-
15	<input type="checkbox"/>	US 6300657 B1	20011009	8	Self-aligned dynamic threshold CMOS device	257/318	257/314; 257/316;		Bryant, Andres et al.	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	US
16	<input type="checkbox"/>	US 6248622 B1	20010619	10	Fabrication method for ultra short channel device compris	438/239	257/E21.434; 257/E21.507;		Lee, Robin	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	US-
17	<input type="checkbox"/>	US 6159807 A	20001212	8	Self-aligned dynamic threshold CMOS device	438/289	257/E21.415; 257/E29.275;		Bryant, Andres et al.	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	US
18	<input type="checkbox"/>	US 5960271 A	19990928	10	Short channel self-aligned VMOS field effect transistor	438/197	257/E21.429; 257/E29.13;		Wollesen, Donald L. et al.	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	US

EAST - [magnetic.wsp:1]

File View Edit Tools Window Help

Drafts
Pending
Active
L1: (24126) (opening or hole or via) near (substrate or silicon)
L2: (14552) 1 and (opening.clm. or hole.clm. or via.clm.)
L3: (4260) 2 and (silicon near substrate)
L4: (1026) 3 and ((insulat\$3 or dielectric) near (opening or hole or via))
L5: (101) 4 and (inner near wall\$1)
L6: (81) 5 and thermal
L7: (70) 6 and (gate or electrode)
L8: (43) 7 and (thermal near (oxide or oxidation))
L9: (62) 7 and conduct\$3
L10: (62) 9 and ((inner near wall) or spacer or sidewall)
L11: (22) 10 and (fill\$3 near (opening or hole or via))
L12: (22) 11 and (inner near wall\$1)
Failed
(0) 2 and (second near (magnetic or ferromagnetic))

USPAT:US-PCPUB
Default operator: OR
11 and (inner near wall\$1)

US 20020123230 20020905 8 GAS DISTRIBUTION APPARATUS FOR SEMICONDUCTOR PROCESSING 438/712 HUBACEK, JEROME
US 20020074615 20020620 43 Circuit substrate, detector, and method of manufacturing 257/508 257/506 Honda, Nobuaki
US 20020008273 20020124 72 SEMICONDUCTOR DEVICE AND A METHOD OF MANUFACTURING THE 257/314 257/E29.304 KUMAZAKI, YOSHIHIRO
US 20010028079 20011011 65 Semiconductor device and method of manufacturing the 257/306 257/E21.577; 257/E21.579; Kuroda, Hideaki
US 6657229 B1 20031202 79 Semiconductor device having multiple transistors sharing 257/67 257/69; 257/70; Eguchi, Kohei et al.
US 6610934 B2 20030826 49 Semiconductor module and method of making the device 174/264 257/E23.059; 257/E23.173; Yamaguchi, Yoshihide et al.
US 6489650 B2 20021203 68 Semiconductor device and a method of manufacturing the 257/318 257/316; 257/E29.304 Kumazaki, Yoshihiro
US 6475821 B2 20021105 40 Circuit substrate, detector, and method of manufacturing 438/48 216/2; 438/50; Honda, Nobuaki
US 6451157 B1 20020917 9 Gas distribution apparatus for semiconductor processing 438/706 Hubacek, Jerome
US 5946799 A 19990907 54 Multilevel interconnect method of manufacturing 29/852 257/E23.145; 257/E23.16; Yamamoto, Hiroshi et al.
US 5929490 A 19990727 48 Semiconductor device with an improved body contact hole s 257/347 257/349; 257/352; Onishi, Hideaki
US 5466971 A 19951114 23 Semiconductor device having a multilayer interconnection 257/751 257/754; 257/763; Higuchi, Toshihiko
US 5305519 A 19940426 27 Multilevel interconnect structure and method of manu 438/623 257/E23.145; 257/E23.16; Yamamoto, Hiroshi et al.
US 4939568 A 19900703 18 Three-dimensional integrated circuit and manufacturing me 257/686 257/723; 257/E21.597; Kato, Takashi et al.

Ready NUM